LUT) is proposed for accurate and efficient characterization of interconnects, particularly printed circuit board (PCB) transmission lines including microstrip and stripline. LUT is pre-created to cover various fixture effects including the reference structures inside and/or outside test printed circuit boards (PCBs). The pre-established LUT is introduced to eliminate the errors of "probing and launching fixtures" in characterization of transmission lines. It is applied to characterization of loss of microstrip and stripline. Simulations and measurements are performed to verify its accuracy and feasibility. Results show it is in good agreement with conventional Delta-L like methods but significantly reduces the cost of characterization. It provides an accurate but cost-effective solution for characterization of high speed interconnects, in particular for high volume manufacturing environments.
INTRODUCTION
Characterization of high speed interconnects is important in digital system designs . In particular, the accurate and efficient characterization of the transmission lines including microstrips and striplines becomes critical procedure in designing high speed interconnects. The signal distortion and attenuation in transmission lines have been a key issue for printed circuit board (PCB) design and application. The issue escalates as the PCB operates at faster speed and higher frequency. For example, server platforms are designed and under development using many high speed differential I/O buses such as 10G/25G Ethernet, Infiniband EDR (25 Gbps), 8/16 Gbps PCI Express Gen3/4, 24 Gbps SAS 4, etc., and the channel loss have become the bottle neck of these high speed link designs. Therefore, the PCB industry needs accurate and efficient methodologies to qualify and monitor the performance of PCB manufactured by the supply chains. For example, the short pulse propagation (SPP) technique [2] , 2x Thru technique such as automatic fixture removal (AFR) method [3] , the single-ended TDR/TDT to differential insertion loss (SET2DIL) method [4] , the Delta-L method [9] , etc. Some of them are recommended by IPC specification [1] . This is extremely important in high volume manufacturing. There are many methodologies which have been developed. There are techniques proposed to reduce the coupon length and improve the accuracy of PCB Tline characterization [5] [6] [7] , which are critical for high volume manufacturing environment because of the cost concern. Recently the Delta-L method, which uses vector network analyzer (VNA) to capture the S-parameters then do post-process similar to SPP, is proposed.
To characterize the transmission line the test structure needs to be built on either test coupon or product PCB. The structure includes probe pad and plated through-hole (PTH) vias. These structures impact a lot on the accuracy of characterization results. There are two types of methods used to deembed the test fixture effects [1] : one line method, and two line method. One line method refers to a methodology which uses only single test structure, for example, it is one single-ended transmission line in single-ended transmission line characterization, and it is one differential transmission line in differential transmission line characterization. For example, SET2DIL is one line method. Two line method refers to a methodology which uses two test structures, one of them is a "reference" structure used in de-embedding procedure. For instances, SPP, 2x Thru and Delta-L are two line methods. To remove or minimize the effect of these test fixtures, either long line needs to be used in one line method, or two lines need to be built in with different lengths in two line method. However, the disadvantage of the conventional one line method and two line method is that, a large PCB area is needed for long trace and/or reference trace.
In this paper, a new de-embedding technique with Look-Up Table (LUT) is presented for measurements and characterization of high-speed interconnects. A pre-established LUT is introduced to cover various fixture effects including the reference structures inside and/or outside test printed circuit boards (PCBs). It gives several benefits: (1) the LUT provides results of reference structures which can be used to improve the accuracy of de-embedding compared to that of conventional methods with no reference structures; (2) the LUT can be obtained by one time extraction using simulations and/or measurements, which avoids the repeat of building reference structures in the test board and, thus, reduces the cost of measurements and characterization. The presented technique is applied to characterization of transmission lines in printed circuit board (PCB). Both microstrip and stripline are investigated. The effects of vias for stripline characterization are also investigated. Simulations and measurements are performed to test its accuracy. Results show the proposed method has good agreement with the conventional methods with reference structures built in the test board. It reduces the PCB layout area of test structures compared to one line method, and improves the measurement efficiency comparing to two line method. It provides a cost effective but accurate solution for characterization of high speed interconnects.
The paper is organized as follows. In Section 2, we present the methodology for the proposed method. In Section 3, we show the simulation and measurement results for loss characterization of PCB microstrip and stripline. In Section 4, we make conclusions on this work.
METHODOLOGY

Concept of De-Embedding with Look-Up Table (LUT)
Test fixtures include prober (probing and launching fixtures) outside of PCB and test pad/via structures on/inside PCB.
Effects of Probes outside PCB
Look-Up Table can be pre-established to remove the errors of probing and launching fixtures (prober) outside of PCB (i) The prober is a separate entity from PCB structure, so it effects can be pre-extracted and tabulated independently from PCB design. (ii) For given probes, measurements can be used to extract their characterization data as S-parameters.
Note, this is "one time" measurement, the results can be used for any PCB design and tests.
Effects of Test Pad and vias on or inside PCB
Look-Up Table with the S-parameter files cover the major variations due to PCB layout and stack-up, for the standardized via structures used in stripline characterization.
(i) LUT can be pre-created for de-embedding the effects of test pad. The structure information (test pad size, anti-pad on reference plane) in horizontal direction can be standardized. The structure information in vertical direction (dielectric thickness to reference plane) can be tabulated. The dielectric material property (dielectric constant and loss tangent) can be tabulated as well. (ii) LUT can be pre-created for de-embedding the effects of vias. The structure information (via pad, anti-pad, barrel, location of GND via, etc.) in horizontal direction can be standardized. The structure information in vertical direction (PCB thickness, layer count, via stub length) can be tabulated. The dielectric material property (dielectric constant and loss tangent) can be tabulated as aforementioned. Table ( LUT)
Definition of Look-Up
The information of LUT depends on what type of interconnects to be characterize. For microstrip, the LUT can have three input variables (type of probers, PCB dielectric constant, loss tangent). For stripline, the LUT can have five input variables (type of probers, PCB dielectric constant, loss tangent, length of via through portion, length of via stub portion). Interpolation can be used to generate full LUT from limited pre-extracted data points, which covers full range of variables. These test fixtures are pre-characterized through either measurement or full-wave electromagnetic field modeling. The pre-characterized information can be built into Look-Up Table (LUT). (i) The LUT can be updated and extended later on. More variables can be added to take account more variation. The range of a variable can be extended to cover more variation. More accurate measurements and simulations can be used to improve the accuracy. (ii) The proposed method is a generic technique, which can be combined with many existing methods in [1] . For instance, the developed LUT can be embedded into existing software (4-port VNA, SET2DIL, SPP, Delta-L, etc.). This will significantly reduce the cost and provide desirable solution for high volume manufacturing. (iii) A generic LUT can be developed for industry product development. Note, in high volume manufacturing it is desired to recommend/request/standardize the design of probe and test fixtures (test pad, via horizontal dimensions, etc.) for its vendors and customers.
Application of the Present Method
As described as above, this method can be used for characterization of PCB microstrip and stripline. This method can also be used in characterization of other PCB structures. For instance, this method can be used for characterization of via crosstalk in high speed interconnect. Besides of PCB, this method has great potential applications where the probing and launching can be pre-extracted and tabulated for de-embedding. For instance, characterization of cables, connectors, packages, sockets, On-Chip response, high density interconnect (HDI), etc.
Transmission Line Characterization with the Present Method
The proposed method can be combined with existing methods such as SPP [2] , SET2DIL [4] , or Delta-L [8] . It can be used to eliminate the need of reference structure in test board by creating the LUT. It can also be used to reduce the length of test structure in standard 4-port vector network analyzer (VNA) measurements or time-domain scope measurements such as SET2DIL.Advantages of the present method: This method has better usage than two conventional methods.
(i) Conventional one line method needs long trace length; >= 8 inches on FR4 PCB and longer than 8 inches on low loss PCB. For example, the differential insertion loss shows errors of 0.18 dB/inch with 4" coupon, 0.09 dB with 8" coupon and 0.05 dB/inch with 16" coupon at 4 GHz where the insertion loss is about 0.72 dB/inch. The error is non-trivial and it requires long length to reduce the error. Of course, the error comes from test fixtures. The novel approach with LUT based deembedding improves the accuracy with data post-processing and, thus, can reduce the transmission line length. It saves PCB layout area and, thus, the test cost. (ii) This method is better than conventional two lines method as well. Conventional two line method needs a second line, which takes more board area. This method eliminates the need of second line and, thus, save board area. Also, it can avoid potential issue which can be caused by extra test fixtures of second line.
Simple Procedure in Pre-extracting the Probing Parasitics from Measurements
• Step 1: initial guess (value) on equivalent length for probing parasitics. For instance, Equivalent Length = 1 inch.
• Step 2: use the value in Step 1 to calculate the "new" SDD21 from "old" SDD21 for each coupon. SDD21 refers to the input differential insertion loss in 4-port mixed-mode S-parameters [42] .
Sdd21 new = Sdd21 original CouponLength + EquivalentLength • Step 3: calculate the "difference" (error) of the results of different coupon lengths, and compare the "difference" (error) to the tolerance -If "difference" (error) < tolerance, go to Step 4 -If "difference" (error) > tolerance, change the equivalent length and go to Step 1, and repeat the process • Step 4: calculate Sdd 21 for probing parasitic only
The procedure can be done only once. The probing parasitics can be tabulated. The procedure can be improved through considering the impedance discontinuities and phase.
Note, in this paper we focus on the S 21 results. However, it can be extended to other cases including S 11 as well.
SIMULATIONS
The present method is examined by modeling and simulations using 3D full-wave solver HFSS.
Many cases (microstrip and stripline, varying via stub length) are simulated and the method is applied. All verifies the accuracy of the method. However, in this paper only one case is illustrated due to the page length limit. Figures 1(a)-(c) show the HFSS models used in the simulations to verify the proposed technique. Fig. 1(a) is the microstrip with no test pad. In the simulation, a long microstrip of 12 inches with no test pads is used as benchmark. Fig. 1(b) are the test pads for microstrip probing. Fig. 1(c) is the model for complete test coupon for microstrip with two test pads. In simple implementation, the S-parameters from Fig. 1(c) are subtracted by two time the S-parameters from test pads in Fig. 1(b) . Through comparing the averaged results (scaled to per inch) to those of Fig. 1(a) with same length, the accuracy of proposed technique can be evaluated. 
Microstrips
3D HFSS Models for Microstrip
Striplines
3D HFSS Models for Stripline
Figures 3(a)-(c) show the HFSS models used in the simulations to verify the proposed technique. Fig. 3(a) is the stripline with no test pad. In the simulation, a long stripline of 12 inches with no test pads and vias is used as benchmark. Fig. 3(b) is the test pad for stripline probing. Fig. 3(c) is the model for complete test coupon for stripline with two fixtures. In simple implementation, the S-parameters from Fig. 3 (c) are subtracted by two time the S-parameters from test pads in Fig. 3(b) . Through comparing the averaged results (scaled to per inch) to those of Fig. 3(a) with same length, the accuracy of proposed technique can be evaluated. 
Simulation Results for Stripline
MEASUREMENTS
The proposed method is also examined using VNA measurement with test board. Many cases (microstrip and stripline, varying via stub length) are investigated in experiments, and the proposed technique is applied. All verifies the accuracy of the method. However, in this paper only one case is illustrated to keep the document length short.
Experiment Setup
In Figs. 5(a) and 5(b) , we show the physical layout and the stack-up of the test board used in the experiment. There are different lengths of test structures for microstrip and stripline. The measurements were performed using 4-port Vector Network Analysis (VNA) with Cable-end electrical calibration. The effects of 450 um GSSG probe and launch effects are included in the original data. Figure 6 shows the SDD21 pre-extracted from 4 different coupons of microstrip with different routing length: 2, 4, 8, and 11 inches. The pre-extracted SDD21 include total probing and launching effects (the probes outside of PCB and the test pad on PCB). It can be clearly seen that the pre-extracted SDD21 from different coupon lengths are in good agreement. This indicates, (1) the probing and launching errors are large (0.8 dB at 4 GHz), (2) the probing fixture effects for microstrip are separated from PCB coupon design and, thus, (3) one pre-extracted SDD21 can be tabulated and used for all measurements. The original SDD21 are calculated using traditional one line method. The discrepancy between original SDD21 for different coupon lengths is significant. This is due to the probing and launching effects included in the original SDD21. As it is scaled to per inch, shorter coupon gives larger error than longer one. shows the new SDD21 with de-embedding total probing and launching effects (the probes outside of PCB and the test pad on PCB). It can be clearly seen that, using the proposed method (subtracting out the pre-extracted SDD21 in Fig. 6 from original SDD21 in Fig. 7(a) ), the extracted microstrip SDD21 from different coupon lengths are in good agreement. This indicates, this proposed method works for microstrip measurement with one line of 2 inch length. This significantly reduces the board area compared to two line methods and conventional one line methods. Figure 8 show the SDD21 pre-extracted from 3 different coupons of microstrip on bottom layer with long via (probed from the top) using different routing length: 2, 4, and 8 inches. The pre-extracted SDD21 include total probing and launching effects (the probes outside of PCB and the test pad on PCB). It can be clearly seen that the pre-extracted SDD21 from different coupon lengths are in good agreement. In addition, they have more loss of 0.1 dB at 4 GHz compared to the extracted results from top layer microstrip in Fig. 6 . The 0.1 dB is caused by the two long through vias. This further confirms, (1) the probing and launching errors are large (0.9 dB at 4 GHz), (2) the probing fixture effects are separate from PCB coupon design and, thus, (3) one pre-extracted SDD21 can be tabulated and used for all measurements. Figure 9 (a) shows the original SDD21 from 3 different coupons of microstrip on bottom layer with long through via (probed from top) using different routing length: 2, 4, and 8 inches. The original SDD21 are obtained using traditional one line method. There is apparent discrepancy between different coupon lengths in original results. This is due to the probing and launching effects included in the original SDD21. As it is scaled to per inch, shorter coupon gives larger error than longer one. Figure 9 (b) shows the new SDD21 with de-embedding total probing and launching effects (the probes outside of PCB, and the test pad and vias on PCB). It can be clearly seen that, using the proposed method (subtracting out the pre-extracted SDD21 in Fig. 8 from original SDD21 in Fig. 9(a) ), the extracted microstrip SDD21 from different coupon lengths are in good agreement. This indicates that this proposed method works for measurement with long through via using one line of 2 inch length. This significantly reduces the board area compared to two line methods and conventional one line methods. Figure 10 show the SDD21 pre-extracted from 3 different coupons of stripline with via (20 mil stub) using different routing length: 2, 4, and 8 inches. The pre-extracted SDD21 include total probing and launching effects (the probes outside of PCB and the test pad on PCB). It can be clearly seen that the pre-extracted SDD21 from different coupon lengths are in good agreement. They have more loss of 0.1 dB at 4 GHz compared to the extracted results from top layer microstrip in Fig. 6 . This further confirms, (1) the probing and launching errors are large (0.8 dB at 4 GHz), (2) the probing fixture effects are separated from PCB coupon design and, thus, (3) one pre-extracted SDD21 can be tabulated and used for all measurements. Figure 11 (a) shows the original SDD21 from 3 different coupons of stripline with long via stub using different routing length: 2, 4, and 8 inches. The original SDD21 are obtained using traditional one line method. There is apparent discrepancy between different coupon lengths in original results. This is due to the probing and launching effects included in the original SDD21. As it is scaled to per inch, shorter coupon gives larger error than longer one. Figure 11 (b) shows the new SDD21 with de-embedding total probing and launching effects (the probes outside of PCB, and the test pad and vias on PCB). It can be clearly seen that, using the proposed method (subtracting out the pre-extracted SDD21 in Fig. 10 from original SDD21 in Fig. 11(a) ), the extracted stripline SDD21 from different coupon lengths are in good agreements. In addition, stripline has 0.45 dB loss at 4 GHz, which agrees with what is expected. This indicates, this proposed method works for measurement of stripline with back drilled via (stub length 20 mils) using one line of 2 inch length. This significantly reduces the board area compared to two line methods and conventional one line methods.
Measurement Results
Case 1: Microstrip, Layer 1 (Top Layer), No via in PCB Fixture, include External Probe and Launching outside of PCB
Case 2: Microstrip, Layer 16 (Bottom), with Long via (158 mils) in the Probing Fixture (Probe from Top)
Case 3: Stripline, Internal Layer 14, with Backdrilled via (20 mil via Stub after Back-drilling) in the Probing Fixture
Note that, (i) The represented fixtures including the cables can have some variations when attached to different PCBs. The impacts of the variations of fixtures can be well controlled if the system assembly and modelled are performed carefully and accurately. (ii) There can be dirt, vibration and wear in the PCB test system fixtures including the cables in high volume manufacturing environment. Some calibration modules or structures can be designed and used to perform simple and quick check that the LUT modeling is good.
(iii) It is notable that in high volume manufacturing, the cost is a key concern. Although the proposed method may slightly sacrifice a bit accuracy due to the variations of fixtures, the significant reduction in the cost makes it attractive. Cost-effective techniques with good enough accuracy are desirable for high volume production applications. In another word, the proposed method provides a unique valuable solution with good balance between accuracy and cost.
CONCLUSION
In this paper, a new de-embedding technique with LUT is proposed for characterization of high speed interconnects. The technique substantially improves the accuracy of the characterization of printed circuited boards (PCBs) through introducing a new de-embedding technique with pre-established LUT. The look-up table can be pre-established through 3D electromagnetic modeling or test fixture measurements. New test fixtures can be characterized with interpolation on existing entries in LUT.
In particular, it is suited for characterization of transmission line in PCB. It avoids using second line, which is required in two lines methods. It also reduces the length of test coupon, which is desired in high volume PCB design and applications, particularly for PCB loss measurement. The applications to PCB microstrip and stripline characterizations are investigated using simulations and measurements.
Results show the technique is accurate and cost effective for PCB characterizations.
